

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 2
November 23, 2005

The listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A re-writeable cross point memory, comprising:

a substrate having a deposition face, the substrate including active circuitry having multiple layers of conductive paths, and the active circuitry and the multiple layers of conductive paths are able to withstand high temperature processing at a first temperature ; and

a **two-terminal cross point** memory array positioned over the deposition face and over the active circuitry and including

a plurality of **two-terminal** memory cells, wherein at least a portion of the **two-terminal** memory cells are formed using high temperature processing at the first temperature,

a bottom refractory metal layer that has a melting point above the first temperature, the bottom refractory metal layer positioned parallel to the deposition face of the substrate and is patterned into bottom conductive array lines, and

a top metal layer that is not stable at the first temperature and positioned parallel to the deposition face of the substrate, patterned into top conductive array lines such that a **each two-terminal** memory cell may be at least partially defined by the intersection of a bottom conductive array line and a top conductive array line, the **two-terminal** memory cell capable of being programmed by application of voltages on the bottom conductive array line and the top conductive array line.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 3
November 23, 2005

2. (Original) The cross point memory of claim 1, wherein the resistance of the memory cells can be reversibly programmed to different values.
3. (Canceled)
4. (Original) The cross point memory of claim 1, wherein the memory cells includes a crystalline or poly-crystalline material.
5. (Original) The cross point memory of claim 1, wherein the top metal layer is not a refractory metal.
6. (Previously Presented) The cross point memory of claim 5, wherein the top metal layer is copper, aluminum, or an aluminum alloy.
7. (Original) The cross point memory of claim 1, wherein the bottom refractory metal layer is tungsten, molybdenum or tantalum.
8. (Currently Amended) The cross point memory of claim 1, wherein the bottom refractory metal layer has a melting point of at least ~~700C~~ 700 °C .
9. (Currently Amended) The cross point memory of claim 1, wherein the bottom refractory metal layer is stable at ~~600C~~ 600 °C .

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 4
November 23, 2005

10. **(Previously Presented)** The cross point memory of claim 1, wherein each of the memory cells further include:

a multi-resistive state element including the at least two conductive metal oxide layers that are not identical to each other; and

an electrode that electrically connects the multi-resistive state element to a bottom conductive array line.

11. **(Previously Presented)** The cross point memory of claim 10, wherein the electrode includes a barrier layer, whereby inter-metal and oxygen diffusion is limited by the barrier layer during formation of the memory cell.

12. **(Original)** The cross point memory of claim 11, wherein the barrier layer includes either titanium or titanium nitride.

13. **(Original)** The cross point memory of claim 11, wherein the barrier layer is a binary nitride.

14. **(Original)** The cross point memory of claim 11, wherein the barrier layer is a ternary nitride.

15. **(Previously Presented)** The cross point memory of claim 10, wherein the electrode includes a sacrificial layer, whereby the sacrificial layer acts as an oxygen barrier layer by reacting with oxygen while remaining electrically conductive.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 5
November 23, 2005

16. (Original) The cross point memory of claim 15, wherein the sacrificial layer is a ternary oxide.

17. (Original) The cross point memory of claim 16, wherein the ternary oxide is ruthenium tantalum oxide, ruthenium titanium oxide, iridium tantalum oxide or iridium titanium oxide.

18. (Original) The cross point memory of claim 15, wherein the sacrificial layer is a ternary nitride.

19. (Original) The cross point memory of claim 18, wherein the ternary nitride is ruthenium tantalum nitride, ruthenium titanium nitride, iridium tantalum nitride or iridium titanium nitride.

20. (Original) The cross point memory of claim 10, wherein the electrode includes a noble metal.

21. (Original) The cross point memory of claim 10, wherein the electrode includes a conductive metal oxide such as strontium ruthenate, lanthanum nickelate or iridium oxide.

22. (Original) The cross point memory of claim 1, further comprising:
refractory interconnect metal layers in-between the substrate and the bottom refractory metal layers.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 6
November 23, 2005

23. **(Previously Presented)** The cross point memory of claim 1, further comprising: interconnect metal layers above the bottom refractory metal layer.

24. **(Previously Presented)** The cross point memory of claim 1, wherein there are at least two memory arrays, the at least two memory arrays are stacked upon one another, and the at least two memory arrays are positioned over the deposition face and over the active circuitry.

25. **(Currently Amended)** A re-writable memory, comprising:

a substrate including active circuitry having multiple layers of conductive paths and the active circuitry and the multiple layers of conductive paths are stable at a high temperature; and

a **two-terminal cross point** memory array positioned over the active circuitry and including

a plurality of **two-terminal** memory cells, each **two-terminal** memory cell including a multi-resistive state element, the multi-resistive state element being formed with a high-temperature fabrication process at the high temperature,

a plurality of conductive lines beneath the multi-resistive state element, the plurality of conductive lines being stable at the high temperature, and

a plurality of conductive lines above the multi-resistive state element.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 7
November 23, 2005

26. (Original) The memory of claim 25, wherein the plurality of conductive lines above the multi-resistive state element are not stable at the high temperature.
27. (Original) The memory of claim 25, wherein the multi-resistive state element is re-writeable.
28. (Original) The memory of claim 25, wherein a plurality of electrodes that are stable at the high temperature are formed beneath the multi-resistive state element.
29. (Original) The memory of claim 25, wherein each of the plurality of electrodes includes a barrier layer.
30. (Original) The memory of claim 25, wherein each of the plurality of electrodes includes an adhesion layer.
31. (Original) The memory of claim 25, wherein each of the plurality of electrodes includes a sacrificial layer.
32. (Original) The memory of claim 25, wherein a plurality of contact plugs that are stable at the high temperature are formed beneath the multi-resistive state element.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 8
November 23, 2005

33. **(Currently Amended)** A re-writable memory, comprising:

a substrate;

a plurality of active circuits on the substrate and including multiple layers of conductive paths, the active circuits and the multiple layers of conductive paths are stable at a temperature of at least 450 °C;

a plurality of x-direction lines in a first metal layer parallel to the substrate, positioned above the active circuitry and stable at a temperature of at least 450 °C, with the x-direction lines oriented in one direction;

a plurality of y-direction lines in a second metal layer above the first metal layer, with the y-direction lines oriented in a different direction as the x-direction lines, and crossing the x-direction lines; and

a plurality of two-terminal memory plugs located substantially at the intersections of the x-direction lines and y-direction lines, and in-between the first and second metal layers,

wherein the two-terminal memory plugs have at least one layer that requires the minimum temperature for fabrication greater than 450 °C.

34. **(Original)** The memory of claim 33, wherein:

the first metal is a refractory metal.

35. **(Currently Amended)** The memory of claim 33, wherein: the second metal is not capable of sustaining processing temperature above ~~450C~~ 450 °C .

36. **(Previously Presented)** The memory of claim 33, wherein: the second metal is aluminum or an aluminum alloy.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 9
November 23, 2005

37. (Original) The memory of claim 33, wherein: the second metal is copper.
38. (Original) The memory of claim 33, further comprising:
at least one metal layer placed in-between the first metal layer and the substrate,
wherein the at least one metal layer placed in-between the first metal layer and
the substrate is tungsten.
39. (Original) The memory of claim 33, further comprising:
at least one electrode in each memory plug,
wherein the at least one electrode includes a noble metal.
40. (Original) The re-writable memory of claim 39, wherein: the at least one
electrode includes iridium, platinum or gold.
41. (Original) The re-writable memory of claim 33, further comprising:
at least one electrode in each memory plug;
wherein the at least one electrode includes a conductive metal oxide.
42. (Original) The re-writable memory of claim 41, wherein the at least one
electrode includes strontium ruthenate, lanthanum nickelate or indium oxide.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 10
November 23, 2005

43. **(Previously Presented)** The re-writable memory of claim 33, wherein the memory plugs each include:

a non-ohmic device;

an electrode that electrically connects the multi-resistive state element to the non-ohmic device;

an electrode that electrically connects the memory plug to an x-direction line; and

an electrode that electrically connects the memory plug to a y-direction line.

44. **(Currently Amended)** A method of manufacturing a re-writable memory comprising:

providing a semiconductor substrate including active circuitry having multiple layers of conductive paths, the active circuitry and the multiple layers of conductive paths are stable at a first temperature; **and**

forming above the active circuitry **a two-terminal cross point memory array including [[:]]** a bottom plurality of layers that are stable at the first temperature , **[[:]]**

forming a multi-resistive state element layer at the first temperature after the bottom plurality of layers are formed , **[[:]]** and

forming a top plurality of layers after the multi-resistive state element layer is formed, wherein at least one of the layers in the top plurality of layers is not stable at the first temperature.

Application No. 10/765,406
Responsive to the Final Office Action of August 23, 2005

page 11
November 23, 2005

45. (Original) The cross point memory of claim 24, wherein one of the memory arrays is a topmost memory array, and all of the metal layers below the topmost memory array are refractory metal layers and at least one metal layer above the topmost memory layer is not a refractory metal layer.

46. (Previously Presented) The cross point memory of claim 1, wherein the memory cells include a conductive metal oxide.

47. (Previously Presented) The cross point memory of claim 46, wherein the conductive metal oxide comprises at least two conductive metal oxide layers that are not identical to each other.

48. (Previously Presented) The cross point memory of claim 1, wherein the memory cells include a non-ohmic device.